Gawtham Senthilvelan
tat tvam asi
Engineer in Toronto working at the intersection of communications and digital design. Focused on FPGA acceleration, signal processing, and applied AI.
Selected projects.
Deep learning computer vision system for chess piece recognition achieving 99.5% accuracy using ResNet-inspired CNN with OpenCV preprocessing.
Built an RF front-end that filters, downconverts, and amplifies 8–16 MHz HF signals with quadrature mixer producing phase-accurate I/Q signals for SDR integration.
Real-time robotic arm controller using C on NIOS V soft processor with AXI memory-mapped I/O, custom PID loop, VGA dashboard, and I²C bridge for PWM servo control.
FFT-based spectral analysis on FPGA using SystemVerilog for real-time audio DSP with MATLAB filter ports to ARM Cortex-M for embedded benchmarking.
Experience.
ASIC Engineer Intern
Qualcomm · Markham, ON
Incoming May 2026.
Machine Learning Researcher
RBC Borealis · Toronto, ON
Machine learning optimization of atmospheric water harvesting systems.
Software Developer
Acceleration Consortium · Toronto, ON
Bayesian optimization for laboratory automation.
Researcher
Advanced Membranes Lab · Toronto, ON
Advanced synthesis of membranes for high-pressure reverse osmosis. Supervisor: Dr. Jay Werber.
Technical writing.
A hardware-aware walkthrough of an AMC classifier using DFT magnitude features, a learned gate, fixed-point quantization, and DE1-SoC FPGA validation.
A first-principles walkthrough of OFDM, from delay spread and coherence bandwidth to orthogonality and practical FFT/IFFT-based implementation.
An intuitive build-up from signals and Fourier series to the DFT and twiddle-factor symmetry, showing why FFT reduces complexity from O(N^2) to O(N log N).
Thinking.
A reflection on pursuing happiness, balancing ambition with the present, and making room for the things that already make life feel worthwhile.